2 2 2 2 A reg D Q D Q Sum Sum reg Clk Clk 2-bit Ripple Adder 2 2 Carry D Q D Q B reg Carry_reg Clk Clk 2 bits Synchronous Adder For this experiment, we will describe the 2-bit synchronous adder and simulate it in Verilog. As with the previous experiment, we will begin with gate-level descriptions in Verilog so
OR
OR