(20 Points): The following architecture is for a multicycle (pipeline) 32-bit. It has five stages starting from Instruction fetch to write back to the register- file. In Furthermore, the memory part cannot read and write at the same time. Redesign the register file part to be able to read/write and the same time to allow processor to be running in six stages instead of five using a description language as Verilog HDL. Furthermore, in term of performance, which
OR
OR