4 Use Generate Statement Write Vhdl Code 16 Bit Adder Assuming Available Building Block Fu Q37232318

problem 4 and 5

4. Use generate statement to write VHDL code for a 16 bit adder assuming the only available building block is a full adder. 5. What does the following generate statement do? signal A, B bit vector (3 downto 0) signal Cbitvector (7 downto o) GEN LABEL: for I in 3 downto o generate C(2 I) く-E(1) end generate GEN LABEL Show transcribed image text 4. Use generate statement

OR

 

OR