If a cache access requires one clock cycle and dealing with cache misses penalty is five clock cycles, what is the cache hit rate if EAT is 2 clock cycles using parallel access? (Show your work clearly and explain each step) Show transcribed image text If a cache access requires one clock cycle and dealing with cache misses penalty is five clock cycles, what is the cache hit rate if EAT is 2 clock
OR
OR