Exercise 2. Mux/Demux Consider the VHDL code of Error! Reference source not found.. library ieee; use ieee.std_logic_1164.all; entity combinational_circuit is port A: in std_logic; B in std_logic; x out std_logic; Y: out std_logic); end combinational circuit; architecture arch of combinational_circuit is signal T1: std_logic; signal T2: std_logic; signal T3: std_logic; signal T4 : std_logic; begin T1
OR
OR