Title Design Implementation Digital Lock Learning Objectives Design Finite State Machine D Q37142375

Title: Design and Implementation of a Digital Lock Learning Objectives: To design a finite state machine for a digital lock To learn to use Verilog HDL to simulate a finite state machine (FSM). To implement the finite state machine of digital lock on FPGA 1. Specifications: You need to

OR

 

OR