Translate Statement Vhdl Sytanx Verilog Syntax Counterg Q37033015

How can I translate this statement from vhdl sytanx to verilog syntax counter_g <= count xor (‘0’ & count(3 downto 1));

Solution